消息首页搜索举报

数字设计与Verilog实现(第5版英文版)/国外电子与通信教材系列 9787121323072 (美)M.莫里斯·马诺//迈克尔·D.奇莱蒂电子工业

当天发货，全新正版书。新华书店集团直发，凡是套装书，价格异常时，请咨询后下单。

81.6 8.2折 99 全新

库存2件

北京通州

认证卖家担保交易快速发货售后保障

作者(美)M.莫里斯·马诺//迈克尔·D.奇莱蒂

出版社电子工业

ISBN9787121323072

出版时间2017-08

装帧其他

开本其他

定价99元

货号3920849

上书时间2024-05-14

白湘云书社

十四年老店

已实名已认证进店收藏店铺

在售商品暂无
平均发货时间 9小时
好评率暂无

最新上架

静心手抄小楷描红·智慧语录 9787571222239 李亲惠| 湖北美术 ¥18.00

静心手抄小楷描红·宋词 9787571222208 李亲惠| 湖北美术 ¥18.00

X书店·12节虚构的语文课：关于性别 9787571435868 冯军鹤|绘画:葛根汤北京科技 ¥19.80

静心手抄小楷描红·诗经·唐诗·宋词精选 9787571222222 李亲惠| 湖北美术 ¥18.00

古代装饰艺术青铜 9787571220914 田少鹏//田威| 湖北美术 ¥38.80

建筑手绘(高等学校公共艺术课程精品教材) 9787550331006 夏克梁//徐卓恒| 中国美术学院 ¥32.80

艺术市场学 9787550327498 章利国|总主编:赵沨中国美术学院 ¥30.70

蜂胶百问 9787521445398 编者:吕泽田//徐景耀| 中国医药科技 ¥22.10

建筑CAD技术(第4版) 9787562970217 编者:刘剑飞| 武汉理工 ¥31.60

商品详情

品相描述：全新

商品描述: 目录
1 Digital Systems and Binary Numbers
  1.1 Digital Systems
  1.2 Binary Numbers
  1.3 Number-Base Conversions
  1.4 Octal and Hexadecimal Numbers
  1.5 Complements of Numbers
  1.6 Signed Binary Numbers
  1.7 Binary Codes
  1.8 Binary Storage and Registers
  1.9 Binary Logic
2 Boolean Algebra and Logic Gates
  2.1 Introduction
  2.2 Basic Definitions
  2.3 Axiomatic Definition of Boolean Algebra
  2.4 Basic Theorems and Properties of Boolean Algebra
  2.5 Boolean Functions
  2.6 Canonical and Standard Forms
  2.7 Other Logic Operations
  2.8 Digital Logic Gates
  2.9 Integrated Circuits
3 Gate-Level Minimization
  3.1 Introduction
  3.2 The Map Method
  3.3 Four-Variable K-Map
  3.4 Product-of-Sums Simplification
  3.5 Don?ˉt-Care Conditions
  3.6 NAND and NOR Implementation
  3.7 Other Two-Level Implementations
  3.8 Exclusive-OR Function
  3.9 Hardware Description Language
4 Combinational Logic
  4.1 Introduction
  4.2 Combinational Circuits
  4.3 Analysis Procedure
  4.4 Design Procedure
  4.5 Binary Adder-CSubtractor
  4.6 Decimal Adder
  4.7 Binary Multiplier
  4.8 Magnitude Comparator
  4.9 Decoders
  4.10 Encoders
  4.11 Multiplexers
  4.12 HDL Models of Combinational Circuits
5 Synchronous Sequential Logic
  5.1 Introduction
  5.2 Sequential Circuits
  5.3 Storage Elements： Latches
  5.4 Storage Elements： Flip-Flops
  5.5 Analysis of Clocked Sequential Circuits
  5.6 Synthesizable HDL Models of Sequential Circuits
  5.7 State Reduction and Assignment
  5.8 Design Procedure
6 Registers and Counters
  6.1 Registers
  6.2 Shift Registers
  6.3 Ripple Counters
  6.4 Synchronous Counters
  6.5 Other Counters
  6.6 HDL for Registers and Counters
7 Memory and Programmable Logic
  7.1 Introduction
  7.2 Random-Access Memory
  7.3 Memory Decoding
  7.4 Error Detection and Correction
  7.5 Read-Only Memory
  7.6 Programmable Logic Array
  7.7 Programmable Array Logic
  7.8 Sequential Programmable Devices
8 Design at the Register Transfer Level
  8.1 Introduction
  8.2 Register Transfer Level Notation
  8.3 Register Transfer Level in HDL
  8.4 Algorithmic State Machines (ASMs)
  8.5 Design Example (ASMD Chart)
  8.6 HDL Description of Design Example
  8.7 Sequential Binary Multiplier
  8.8 Control Logic
  8.9 HDL Description of Binary Multiplier
  8.10 Design with Multiplexers
  8.11 Race-Free Design (Software Race Conditions)
  8.12 Latch-Free Design (Why Waste Silicon?)
  8.13 Other Language Features
9 Laboratory Experiments with Standard ICs and FPGAs
  9.1 Introduction to Experiments
  9.2 Experiment 1： Binary and Decimal Numbers
  9.3 Experiment 2： Digital Logic Gates
  9.4 Experiment 3： Simplification of Boolean Functions
  9.5 Experiment 4： Combinational Circuits
  9.6 Experiment 5： Code Converters
  9.7 Experiment 6： Design with Multiplexers
  9.8 Experiment 7： Adders and Subtractors
  9.9 Experiment 8： Flip-Flops
  9.10 Experiment 9： Sequential Circuits
  9.11 Experiment 10： Counters
  9.12 Experiment 11： Shift Registers
  9.13 Experiment 12： Serial Addition
  9.14 Experiment 13： Memory Unit
  9.15 Experiment 14： Lamp Handball
  9.16 Experiment 15： Clock-Pulse Generator
  9.17 Experiment 16： Parallel Adder and Accumulator
  9.18 Experiment 17： Binary Multiplier
  9.19 Verilog HDL Simulation Experiments and Rapid Prototyping with FPGAs
10 Standard Graphic Symbols
  10.1 Rectangular-Shape Symbols
  10.2 Qualifying Symbols
  10.3 Dependency Notation
  10.4 Symbols for Combinational Elements
  10.5 Symbols for Flip-Flops
  10.6 Symbols for Registers
  10.7 Symbols for Counters
  10.8 Symbol for RAM
Appendix
Answers to Selected Problems
Index

内容摘要
M.莫里斯·马诺、迈克尔·D.奇莱蒂著的《数字设计与Verilog实现》是一本系统介绍数字电路设计的优秀教材，旨在教会读者关于数字设计的基本概念和基本方法。全书共分10章，内容涉及数字逻辑的基本理论、组合逻辑电路、时序逻辑电路、寄存器和计数器、存储器与可编程逻辑器件、寄存器传输级设计、半导体和CMOS集成电路、标准IC和FPGA实验、标准图形符号、VerilogHDL与数字系统设计等。全书结构严谨，选材新颖，内容深入浅出，紧密联系实际，教辅资料齐全。
本书可作为电气工程、电子工程、通信工程、计算机工程和计算机科学与技术等相关专业的双语教材，也可作为电子设计工程师的参考书。