计算机体系结构:量化研究方法
￥ 17.24 1.7折 ￥ 99 九五品
仅1件
河北廊坊
认证卖家担保交易快速发货售后保障
作者（美）亨尼西,（美）帕特森 著
出版社机械工业出版社
ISBN9787111109211
出版时间2003-09
版次1
装帧平装
开本16开
纸张胶版纸
页数883页
定价99元
上书时间2024-07-15
商品详情
- 品相描述：九五品
- 商品描述
-
基本信息
书名:计算机体系结构:量化研究方法
定价：99元
作者:（美）亨尼西,（美）帕特森 著
出版社：机械工业出版社
出版日期：2003-09-01
ISBN：9787111109211
字数：
页码：883
版次：1
装帧：平装
开本：16开
商品重量：
编辑推荐
The third edition of Computer Architecture: A Quantitative Approach should have been easy to write. After all, our quantitative approach hasn't changed, and we sought to continue our focus on the basic principles of computer design through two editions. The examples had to be updated, of course, just as we did for the second edition. The dramatic and ongoing advances in the field as well as the creation of new markets for computers and new approaches for those markets, however, led us to rewrite almost the entire book. The pace of innovation in computer architecture continued unabated in the six years since the second edition. As when we wrote the second edition, we found that numerous new concepts needed to be introduced, and other material designated as more basic. Although this is officially the third edition of Computer Architecture: A Quantitative Approach, it is really our fifth book in a series that began with the first edition, continued with Computer Organization and Design:The Hardware/Software Interface (COD:HSI), and then the second edition of both books. Over time ideas that were once found here have moved to COD:HSI or to background tutorials in the appendices. This migration, combined with our goal to present concepts in the context of the most recent computers, meant there was remarkably little from the second edition that could be preserved intact, and practically nothing is left from the first edition.
内容提要
The third edition of Computer Architecture: A Quantitative Approach should have been easy to write. After all, our quantitative approach hasn't changed, and we sought to continue our focus on the basic principles of computer design through two editions. The examples had to be updated, of course, just as we did for the second edition. The dramatic and ongoing advances in the field as well as the creation of new markets for computers and new approaches for those markets, however, led us to rewrite almost the entire book. The pace of innovation in computer architecture continued unabated in the six years since the second edition. As when we wrote the second edition, we found that numerous new concepts needed to be introduced, and other material designated as more basic. Although this is officially the third edition of Computer Architecture: A Quantitative Approach, it is really our fifth book in a series that began with the first edition, continued with Computer Organization and Design:The Hardware/Software Interface (COD:HSI), and then the second edition of both books. Over time ideas that were once found here have moved to COD:HSI or to background tutorials in the appendices. This migration, combined with our goal to present concepts in the context of the most recent computers, meant there was remarkably little from the second edition that could be preserved intact, and practically nothing is left from the first edition.
目录
Chapter 1 Fundamentals of Computer Design 1.1 Introduction 1.2 The Changing Face of Computing and the Task of the Computer Designer 1.3 Technology Trends 1.4 Cost, Price, and Their Trends 1.5 Measuring and Reporting Performance 1.6 Quantitative Principles of Computer Design 1.7 Putting It All Together: Performance and Price-Performance 1.8 Another View: Power Consumption and Efficiency as the Matric 1.9 Fallacies and Pitfalls 1.10 Concluding Remarks 1.11 Historical Perspective and References ExercisesChapter 2 InStruction Set Prindples and Examples 2.1 Introduction 2.2 Classifying Instruction Set Architectures 2.3 Memory Addressing 2.4 Addressing Modes for Signal Processing 2.5 Type and Size of Operands 2.6 Operands for Media and Signal Processing 2.7 Operations in the Instruction Set 2.8 Operations for Media and Signal Processing 2.9 Instructions for Control Flow 2.10 Encoding an Instruction Set 2.11 Crosscutting lssues:The Role of Compilers 2.12 Putting It All Together:The MIPS Architecture 2.13 Another View: The Trimedia TM32 CPU 2.14 Fallacies and Pitfalls 2.15 Concluding Remarks 2.16 Historical Perspective and References ExercisesChapter 3 Instruction-Level Parallelism and Its Dynamic Exploitation 3.1 Instruction-Level Parallelism:Concepts and Challenges 3.2 Overcoming Data Hazards with Dynamic Scheduling 3.3 Dynamic Scheduling: Examples and the Algorithm 3.4 Reducing Branch Costs with Dynamic Hardware Prediction 3.5 High-Performance Instruction Delivery 3.6 Taking Advantage of More ILP with Multiple Issue 3.7 Hardware-Based Speculation 3.8 Studies of the Limitations of ILP 3.9 Limitations on ILP for Realizable Processors 3.10 Putting It All Together: The P6 Microarchitecture 3.11 Another View: Thread-Level Parallelism 3.12 Crosscutting lssues: Using an ILP Data Path to Exploit TLP 3.13 Fallacies and Pitfalls 3.14 Concluding Remarks 3.15 Historical Perspective and References ExercisesChapter 4 Exploiting Instruction-Level Parallelism with Software Approaches 4.1 Basic Compiler Techniques for Exposing ILP 4.2 Static Branch Prediction 4.3 Static Multiple Issue: The VLIW Approach 4.4 Advanced Compiler Support for Exposing and Exploiting ILP 4.5 Hardware Support for Exposing More Parallelism at Compile Time 4.6 Crosscutting Issues: Hardware versus Software Speculation Mechanisms 4.7 Putting It All Together:The Intel IA-64 Architecture and Itanium Processor 4.8 AnotherView: ILP in the Embedded and Mobile Markets 4.9 Fallacies and Pitfalls 4.10 Concluding Remarks 4.11 Historical Perspective and References ExercisesChapter 5 Memory Hierarchy DesignChapter 6 Multiprocessors and Thread-Level ParallelismChapter 7 Storage SystemsChapter 8 Interconnection Networks and ClustersAppendix A Pipelining: Basic and Intermediate ConceptsAppendix B Solutions to Selected ExercisesAppendix C A Survey of RISC Architectures for Desktop, Server, and Embedded omputersAppendix D An Alternative to RISC:The Intel 80X86Appendix E Another Alternative to RISC:The VAX ArchitectureAppendix F The IBM 360/370 Architecture for Mainframe ComputerAppendix G Vector Processors Revised by Krste AsanovicAppendix H Computer Arithmotic by David GoldbergAppendix I Implementing Coherence ProtocolsReferencesIndex
作者介绍
序言
-
【封面】
— 没有更多了 —
以下为对购买帮助不大的评价